

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
12 September 2003 (12.09.2003)

PCT

(10) International Publication Number
WO 03/075345 A2

(51) International Patent Classification⁷: **H01L 21/8238**

VIETZKE, Dirk; 1307 Max Way, Fishkill, NY 12524 (US). **VON EHRENEWALL, Birgit**; Bischofsweg 104, 01099 Dresden (DE).

(21) International Application Number: **PCT/EP03/02164**

(22) International Filing Date: **3 March 2003 (03.03.2003)**

(74) Agent: **KINDERMANN, Peter**; Patentanwälte Kindermann, Postfach 1330, 85627 Grasbrunn (DE).

(25) Filing Language: **English**

(81) Designated State (national): **CN**.

(26) Publication Language: **English**

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(30) Priority Data:
10/085,055 **1 March 2002 (01.03.2002)** **US**

Published:


(71) Applicant: **INFINEON TECHNOLOGIES AG** [DE/DE]; St. Martin-Strasse 53, 81669 München (DE).

— without international search report and to be republished upon receipt of that report

(72) Inventors: **BRIGHTEN, James**; 14 Cambridge Court, Wappingers Falls, NY 12590 (US). **SCHAFBAUER, Thomas**; 36 Hudson View Dr., Beacon, NY 12508 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **IMPROVED RAISED EXTENSION STRUCTURE FOR HIGH PERFORMANCE CMOS**



(57) Abstract: In a process of fabricating on a substrate a CMOS semiconductor device having a gate electrode, a raised source, and a raised drain, the improvement comprising further incorporating a raised extension, comprising: providing a silicon surface on an insulator layer; providing a gate adjacent to an intended source/drain region; providing an offset spacer adjacent to the gate; growing a source/drain region by selective epitaxy; forming an extension with one or more dopants by ion implantation; and forming a hdd spacer.

WO 03/075345 A2

BEST AVAILABLE COPY

AN

IMPROVED RAISED EXTENSION STRUCTURE FOR HIGH PERFORMANCE CMOS

5

BACKGROUND OF THE INVENTION

1. FIELD OF INVENTION

The invention generally relates to semiconductor devices,
10 and more particularly, complementary metal oxide semiconductors
(CMOS) devices of improved contact resistance as a result of not
only raising the s/d sheet resistance by raising the s/d area,
but also raising the extension area to provide an additional
reduction of the extension resistance and an increase of the on-
15 current.

2. DESCRIPTION OF THE RELATED ART

20 It is known that metal oxide semiconductors (MOS) are used
in high density integrated circuits, in large measure because
processing procedures provide high packing densities. In the
fabrication of these MOS transistors, heavily doped source and
drain electrodes are used to reduce parasitic resistance in the
25 device. However, these doping impurities implanted into the
source and drain electrodes tend to diffuse into the junction
areas that underlie the source/drain (s/d) and gate electrode to
increase the junction area depth. Junction areas of large depths
are known to create two related problems, namely, increased
30 junction leakage current and channel punch-through current. This
condition is referred to as the short channel effect and
requires an increased channel length between source and drain
electrodes.

SUBSTITUTE SHEET (RULE 26)

Raised s/d electrodes have been used in MOS transistors, partially for solving the problems of gate electrode size and source/drain junction depth. In this connection, it is known that source and drain electrodes are in the same horizontal plane as the gate electrode due to the fact that all three electrodes are deposited on the substrate. Shallower source/drain junction areas provide more widely separated source/drain space charge regions, thereby minimizing susceptibility of the transistor to leakage current between junction areas.

A process for forming raised source/drain electrodes is to deposit epitaxial silicon on the s/d area of the substrate - due to the fact that when silicon is deposited, or grown on the substrate, it tends to take on the crystalline structure of the underlying silicon substrate. Nevertheless, the profile thickness of these epitaxial layers tend not to be uniform. That is, the epitaxial layer tends to be thickest in its center with decreasing thickness towards the edge. Further, during deposition of an epitaxial layer on a substrate adjacent to a gate electrode, an area of minimum silicon thickness occurs at the source or drain electrode where it intersects the sidewalls of the gate electrodes. The area of minimum thickness is known as the epitaxial silicon notch (epi notch), sometimes referred to "the notch".

Following ion implantation into the s/d electrodes, diffusion of doping impurities into the junction areas tends to be greater in regions underlying the epitaxial notches. This makes the junction area or depth thickness greater in the region underlying the notch than in the region underlying the center of the epitaxial silicon area. Putting it differently, doping impurities migrate through the epitaxial notch far easier than through the center of the epitaxial layer, thereby causing non-

uniform junction thicknesses. The areas of deeper junction depth between the gate electrode and the s/d electrodes essentially defines or locates the s/d charge regions to induce the flow of leakage current. Therefore, building a raised s/d MOS transistor with non-uniform junctions areas near the gate yields many of the same leakage problems that this fabrication technique was designed to prevent.

Augendre et al, Elevated Source Drain by Sacrificial Selective Epitaxy for High Performance Deep Submicron CMOS: Process Window Versus Complexity, Electron Devices, IEEE Transactions on, Volume: 47 Issue: 7, July 2000 Page(s): 1484-1491, disclose a method of obtaining cost reduction and performance improvement on downscaled CMOS devices by the use of elevated source/drain architecture. The CMOS technology is scaled down to 0.18 micron and features S/D made with sacrificial selective epitaxy. The epitaxy is done after junction formation to provide the increased process window. The S/D process leads to dc and rf device performance enhancements.

U.S. 5,677,214 disclose a raised source/drain MOS transistor with covered epitaxial notches and a method of preparing the same. The method entails:

- a) forming a gate, including gate insulation overlying the substrate, and a gate electrode overlying the gate insulation;
- b) forming insulating sidewalls on opposite sides of the gate electrode;
- c) forming a layer of epitaxial polycrystalline silicon over the substrate to form epitaxial polycrystalline silicon regions on opposite sides of the gate electrode, each epitaxial polycrystalline silicon region having a maximum central thickness transitioning to a thinner edge thickness, an edge of each epitaxial polycrystalline silicon region being adjacent the gate such that the edge forms a notch of thin epitaxial

polycrystalline silicon adjacent the gate;

d) extending the gate insulating sidewalls, initially formed in step b), to form thick sidewalls which cover the epitaxial notches formed in step c); and

5 e) implanting doping impurities into each epitaxial polycrystalline silicon region formed in step c) to form source and drain electrodes, whereby the implantation of doping impurities through the epitaxial notches is masked by the thick gate insulating sidewalls formed in step d).

10 A method of forming an MOS transistor having raised source and drain regions is disclosed in U.S. Patent 6,150,244. The method comprises:

forming a plurality of isolation regions on the substrate to isolate a plurality of active regions;

15 forming sequentially a first dielectric layer, a first conductor layer and a second dielectric layer on the substrate;

forming on one of the active regions a patterned first resist layer to mask a portion of the second dielectric layer and the underlying first conductor layer and first dielectric layer;

20 removing the second dielectric layer, the first conductor layer and the first dielectric layer other than the portion masked by the first resist layer to form the gate electrode structure;

25 depositing sequentially a third dielectric layer and a fourth dielectric layer on the substrate and the gate electrode structure;

30 removing a top portion of the fourth dielectric layer to expose a portion of the third dielectric layer covering the gate electrode structure;

forming on the substrate a patterned second resist

layer to mask portions of the fourth dielectric layer;
removing the fourth dielectric layer other than the
portions masked by the second resist layer to form a
plurality of trenches adjacent to the gate electrode
structure, wherein portions of the substrate are exposed,
and wherein spacers are formed on sidewalls of the gate
electrode structure at the same time;

filling the plurality of trenches with a second
conductor layer;

doping the second conductor layer in the trenches with
dopants; and

driving the dopants into the substrate underneath the
trenches to form the raised source and the raised drain.

U.S. Patent 6,228,729 B1 disclose MOS transistors having
raised source and drain and interconnects. The process
comprises:

forming sequentially a first dielectric layer and a first
conductor layer on the substrate;

forming one or more inset isolation regions in the
substrate by removing portions of the first conductor layer, the
first dielectric layer and the substrate underlying the first
dielectric layer;

filling each the inset isolation region with an isolation
layer;

forming a second dielectric layer on top of the first
conductor layer and the isolation layers;

simultaneously forming a first trench by removing a portion
of each of the second dielectric layer, the first conductor
layer, the first dielectric layer and the substrate underlying
the first dielectric layer and forming a second trench by
removing a portion of the isolation layer;

forming a plurality of cavities at the bottom of the first

trench by laterally removing portions of the first dielectric layer;

filling each the cavity with a second conductor layer;

forming a plurality of dielectric sidewalls and a

5 dielectric bottom layer in the first trench;

forming the gate electrode and the interconnect by filling the first trench and the second trench with a third conductor layer;

doping the first conductor layer with dopants; and

10 forming the raised source and the raised drain by driving the dopants into the substrate.

In the case of complementary metal-oxide semiconductors (CMOS), which are devices consisting of two complementary MOSFET's (one n-channel and one p-channel type) integrated into
15 a single chip, it is known that contact resistance as well as the s/d sheet resistance can be improved by raising the s/d area, by selective epitaxial growth of silicon or silicon/germanium after forming the spacer and before implanting the Heavily Doped Drain (HDD).

20 Since newer technologies associated with preparation of CMOS devices cause these devices to suffer from decreased junction depth and decreased thermal budget (increased sheet resistance), there is a need to provide a method of preparing CMOS devices to alleviate or lessen these disadvantages.

25

SUMMARY OF THE INVENTION

One object of the present invention is to provide CMOS devices having raised s/d areas, but characterized by less
30 decreased junction depth than in the case of a CMOS with raised s/d per se, by also raising the extension area.

devices having raised s/d areas, but less encumbered by decreased thermal budget (increased sheet resistance) than in the case of a CMOS with raised s/d areas per se, by also raising the extension area.

A further object of the present invention is to provide CMOS devices having raised s/d areas, but characterized by additional reductions in the extension resistance than in the case of a CMOS with raised s/d areas per se, by also raising the extension area.

A further object yet still of the present invention is to provide CMOS devices having raised s/d areas, but characterized by an increase in the on-current that is greater than the increase attributed to a CMOS with raised s/d areas per se, by also raising the extension area.

BRIEF DESCRIPTION OF THE DRAWING FIGURES

FIG. 1 depicts a CMOS device of the prior art having a raised s/d area.

FIG. 2 depicts a CMOS device of the present invention having a raised s/d area and a raised extension.

FIG. 3 is a graph showing a trade-off curve between a raised extension structure and a raised s/d structure to gain the benefit of improved extension as well as s/d resistance, but without speed degradation of an increasing overlap.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT OF THE INVENTION

Reference is now made to FIG. 1 which depicts a CMOS device of the prior art having a raised s/d area. In this figure, the

raised source and drain areas are designated, respectively by S and D. The gate electrode is designated by G. In general, preparation of this raised s/d CMOS structure entails the simplified process flow of:

- 5 a) preparing a PC stack;
- b) forming an offset spacer from the stack;
- c) forming an extension by ion implantation;
- d) forming sidewall spacers; and
- e) forming raised source drain regions by selective
- 10 epitaxy.

FIG. 2 depicts the raised extension CMOS device of the invention, which results in an additional reduction of the extension resistance and an increase of the on-current. This structure, in general, is formed by the simplified process flow

15 of:

- a) forming a PC stack;
- b) forming an offset spacer from the stack;
- c) forming a selective epitaxial layer on the s/d region;
- d) forming an extension by ion implantation; and
- 20 e) forming sidewall spacers.

A comparison of the method of forming a CMOS structure with raised s/d and with a raised extension are as follows:

| <u>Raised s/d</u> | <u>Raised Extension</u> |
|--------------------|-------------------------|
| ·PC stack | ·PC stack |
| ·offset spacer | ·offset spacer |
| ·extension implant | ·selective epi |
| ·spacer | ·extension implant |
| ·selective epi | ·spacer |

The disadvantage of raising the extension is an increased overlap capacitance. However, Table I shows a comparative basis for the advantage obtained by the raised extension over the raised s/d.

Table I

| | Raised extension | Raised s/d |
|-----------------------------|------------------|------------|
| Improved contact resistance | YES | YES |
| Improved s/d resistance | YES | YES |
| Improved ext. resistance | YES | NO |
| Increased Cov | YES | NO |

The disadvantage of the increased overlap is reflected in simulation results used to evaluate the potential of the raised extension structure. If the extension is raised by 20nm the on-current is improved by about 7%, but the ring oscillator speed becomes 18% worse. A three-times thicker extension spacer (4nm to 12nm) leads to the same on-current improvement, but worsens the ring oscillator speed by only 5%.

The invention CMOS structure is a trade-off between both structures to gain the benefit of improved extension resistance as well as s/d resistance, but without the speed degradation of an increasing overlap. Therefore, the "ideal" structure is a graduated epitaxial layer starting at the extension spacer and

going over in a raised s/d structure (FIG. 2). The advantage is the optimal spreading resistance in the extension layer for the current arriving from the channel region without changing the overlap capacitance too much, since the vertically overlapping area of epi and polygate is very small.

TCAD simulations show a 4% increase of the on-current at almost the same overlap capacitance. It is therefore seen that the 4% current increase goes directly over in a performance increase of the ring oscillator, as shown in the trade-off curve of the graph of FIG. 3.

More specifically with regard to FIG. 1, there may be a liner L covering the gate, surrounded by an inner thinner spacer 10. An extension implant E is affected to provide a buffer layer in the s/d extension design and, if need be, to protect the gate from damage if the outer spacer 11 is removed. Selective epitaxy (epi), preferably silicon epitaxy, is then employed to raise the s/d regions.

Details in regard to preparation of the invention CMOS structure of FIG. 2 entail:

providing a silicon surface 12 on an insulator layer 13, and forming a PC stack, gate stack or gate 14 and an inner thinner or offset spacer 15; employing selective epitaxy (epi) to raise the s/d regions, utilizing an extension implant E to provide a buffer layer in the s/d extension design; and forming a raised extension area 16 by ion implantation.

The improved raised extension structure for high performance CMOS devices of the invention may be obtained by process integration in three basic ways:

1. disposable spacer

- PC etch

- extension spacer (oxide) about 100A
- extension implant
- disposable oxide spacer (nitride)
- epitaxial growth of 20nm-40nm silicon or
5 silicon/germanium layer
- etch of disposable spacer
- epitaxial growth of a thinner silicon or silicon
germanium layer (5nm-10nm)
- hdd spacer nitride

2. overetched oxide spacer

- PC etch
- extension spacer (oxide) less than 100A
- extension implants
- deposit oxide (less than 100A)
- deposit nitride (300A-400A)
- etch nitride
- overetch of oxide so that it is almost gone under
the nitride
- epitaxial growth of 20nm-40nm silicon/germanium
with reduced material transport under the nitride
to get a ramp in the epilayer
- etch nitride
- hdd spacer

3. different growth rates by implant

(to get different growth rates on silicon by applying
damage to the surface under hdd)

- PC etch
- disposable oxide spacer

- damage implant e.g. Germanium
- etch spacer
- epitaxial growth of 20nm-40nm silicon/germanium
with a higher rate of hdd area since there is a
surface damage
- extension implants
- spacer

upon evaluation, process 3 is simpler than 1 and 2.

1. In a process of fabricating on a substrate a CMOS semiconductor device having a gate electrode, a raised source, and a raised drain, the improvement comprising further
5 incorporating a raised extension, comprising:

providing a silicon surface on an insulator layer;
proving a gate adjacent to an intended source/drain region;
providing an offset spacer adjacent to said gate;
growing a source/drain region by selective epitaxy;
10 forming an extension with one or more dopants by ion implantation; and
forming a hdd spacer.

2. The process of claim 1 wherein one or more dopants is selected from the group consisting of arsenic, phosphorous,
15 boron and boron diflouride.

3. The process of claim 2 wherein said dopant is arsenic.

4. The process of claim 2 wherein said dopant is phosphorous.

5. The process of claim 2 wherein said dopant is boron.

20 6. The process of claim 2 wherein said dopant is boron diflouride.

7. The process of claim 3 wherein growth by selective epitaxy is accomplished using silicon.

epitaxy is accomplished using silicon/germanium.

9. The process of claim 4 wherein growth by selective epitaxy is accomplished using silicon.

5 10. The process of claim 4 wherein growth by selective epitaxy is accomplished using silicon/germanium.

11. The process of claim 5 wherein growth by selective epitaxy is accomplished using silicon.

12. The process of claim 5 wherein growth by selective
10 epitaxy is accomplished using silicon/germanium.

13. The process of claim 6 wherein growth by selective epitaxy is accomplished using silicon.

14. The process of claim 6 wherein growth by selective epitaxy is accomplished using silicon/germanium.

15

20

1/2




FIG. 1





FIG. 2

SUBSTITUTE SHEET (RULE 26)

2/2

FIG. 3



SUBSTITUTE SHEET (RULE 26)

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
12 September 2003 (12.09.2003)

PCT

(10) International Publication Number
WO 2003/075345 A3

(51) International Patent Classification⁷: H01L 21/8238,
21/336, 29/78

VIETZKE, Dirk; 1307 Max Way, Fishkill, NY 12524
(US). VON EHRENEWALD, Birgit; Bischofsweg 104,
01099 Dresden (DE).

(21) International Application Number:
PCT/EP2003/002164

(74) Agent: KINDERMANN, Peter; Patentanwälte Kinder-
mann, Postfach 1330, 85627 Grasbrunn (DE).

(22) International Filing Date: 3 March 2003 (03.03.2003)

(81) Designated State (*national*): CN.

(25) Filing Language: English

(84) Designated States (*regional*): European patent (AT, BE,
BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,
IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(26) Publication Language: English

(30) Priority Data:
10/085,055 1 March 2002 (01.03.2002) US

Published:
— with international search report


(71) Applicant: INFINEON TECHNOLOGIES AG
[DE/DE]; St. Martin-Strasse 53, 81669 München (DE).

(88) Date of publication of the international search report:
4 March 2004

(72) Inventors: BRIGHTEN, James; 14 Cambridge Court,
Wappingers Falls, NY 12590 (US). SCHAFBAUER,
Thomas; 36 Hudson View Dr., Beacon, NY 12508 (US).

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: RAISED EXTENSION STRUCTURE FOR HIGH PERFORMANCE CMOS



(57) Abstract: In a process of fabricating on a substrate a CMOS semiconductor device having a gate electrode, a raised source, and a raised drain, the improvement comprising further incorporating a raised extension, comprising: providing a silicon surface on an insulator layer; providing a gate adjacent to an intended source/drain region; providing an offset spacer adjacent to the gate; growing

O 2003/075345 A3

INTERNATIONAL SEARCH REPORT

International Application No
PCT/EP 03/02164

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H01L21/8238 H01L21/336 H01L29/78

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|--|-----------------------|
| X | US 6 187 642 B1 (AN JUDY XILIN ET AL) 13 February 2001 (2001-02-13) column 2, line 50 -column 3, line 39; figures 2-6 | 1-14 |
| A | US 2002/000622 A1 (MARUNO SHIGEMITSU ET AL) 3 January 2002 (2002-01-03) paragraph '0088! | 8,10,12,14 |
| | -/- | |

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *Z* document member of the same patent family

Date of the actual completion of the international search

17 September 2003

Date of mailing of the international search report

24/09/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.

Authorized officer

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 03/02164

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| A | PFIESTER J R ET AL: "Reverse Elevated Source/Drain (RES-D) MOSFET for deep submicron CMOS" ELECTRON DEVICES MEETING, 1992. TECHNICAL DIGEST., INTERNATIONAL SAN FRANCISCO, CA, USA 13-16 DEC. 1992, NEW YORK, NY, USA, IEEE, US, 13 December 1992 (1992-12-13), pages 885-888, XP010106637 ISBN: 0-7803-0817-4 the whole document | 1-14 |
| A | US 5 710 450 A (CHAU ROBERT S ET AL) 20 January 1998 (1998-01-20) the whole document | 1-14 |
| A | US 6 346 447 B1 (RODDER MARK S) 12 February 2002 (2002-02-12) the whole document | 1-14 |
| A | US 6 335 252 B1 (NISHIDA YUKIO ET AL) 1 January 2002 (2002-01-01) the whole document | 1-14 |
| A | US 5 902 125 A (WU SHYE-LIN) 11 May 1999 (1999-05-11) the whole document | 1-14 |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 03/02164

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|----|---------------------|----------------------------|---------------------|
| US 6187642 | B1 | 13-02-2001 | US 6051380 A | 18-04-2000 |
| | | | US 5849486 A | 15-12-1998 |
| | | | US 5632957 A | 27-05-1997 |
| | | | US 6017696 A | 25-01-2000 |
| | | | US 5605662 A | 25-02-1997 |
| | | | AU 738493 B2 | 20-09-2001 |
| | | | AU 1706999 A | 28-06-1999 |
| | | | BR 9814257 A | 03-10-2000 |
| | | | CA 2312568 A1 | 17-06-1999 |
| | | | CN 1284082 T | 14-02-2001 |
| | | | EP 1036085 A1 | 20-09-2000 |
| | | | JP 2001525193 T | 11-12-2001 |
| | | | US 2002085954 A1 | 04-07-2002 |
| | | | WO 9929711 A1 | 17-06-1999 |
| | | | US 2002155586 A1 | 24-10-2002 |
| | | | US 2003073122 A1 | 17-04-2003 |
| | | | US 2001014449 A1 | 16-08-2001 |
| | | | US 6306348 B1 | 23-10-2001 |
| | | | US 6569382 B1 | 27-05-2003 |
| | | | US 6518022 B1 | 11-02-2003 |
| | | | US 6403367 B1 | 11-06-2002 |
| | | | AU 723134 B2 | 17-08-2000 |
| | | | AU 6968996 A | 17-04-1997 |
| | | | BR 9610618 A | 06-04-1999 |
| | | | CA 2233238 A1 | 03-04-1997 |
| | | | CN 1202929 A | 23-12-1998 |
| | | | EP 0852617 A1 | 15-07-1998 |
| | | | JP 11512605 T | 02-11-1999 |
| | | | NZ 318253 A | 28-02-2000 |
| | | | US 6099803 A | 08-08-2000 |
| | | | WO 9712030 A1 | 03-04-1997 |
| | | | US 6245508 B1 | 12-06-2001 |
| | | | US 6309602 B1 | 30-10-2001 |
| | | | US 6375899 B1 | 23-04-2002 |
| | | | US 6319472 B1 | 20-11-2001 |
| | | | US 6068818 A | 30-05-2000 |
| | | | US 6331274 B1 | 18-12-2001 |
| | | | US 6225059 B1 | 01-05-2001 |
| | | | US 6254827 B1 | 03-07-2001 |
| | | | US 6315953 B1 | 13-11-2001 |
| | | | US 6423271 B1 | 23-07-2002 |
| | | | US 6540961 B1 | 01-04-2003 |
| | | | US 6287517 B1 | 11-09-2001 |
| | | | US 2001026778 A1 | 04-10-2001 |
| | | | US 2001026935 A1 | 04-10-2001 |
| | | | US 6048690 A | 11-04-2000 |
| | | | US 2001052976 A1 | 20-12-2001 |
| | | | US 2002028503 A1 | 07-03-2002 |
| | | | AT 220459 T | 15-07-2002 |
| | | | AU 702773 B2 | 04-03-1999 |
| US 2002000622 | A1 | 03-01-2002 | JP 2000091561 A | 31-03-2000 |
| | | | US 6232192 B1 | 15-05-2001 |
| US 5710450 | A | 20-01-1998 | AU 4528396 A | 19-07-1996 |
| | | | CN 1175321 A ,B | 04-03-1998 |
| | | | EP 1253632 A2 | 30-10-2002 |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 03/02164

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|----|---------------------|----------------------------|---------------------|
| US 5710450 | A | | JP 10511506 T | 04-11-1998 |
| | | | WO 9620499 A1 | 04-07-1996 |
| | | | US 6165826 A | 26-12-2000 |
| | | | US 6326664 B1 | 04-12-2001 |
| US 6346447 | B1 | 12-02-2002 | US 6160299 A | 12-12-2000 |
| US 6335252 | B1 | 01-01-2002 | JP 2001168323 A | 22-06-2001 |
| US 5902125 | A | 11-05-1999 | NONE | |

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.